Comparing Separate and Statically-Partitioned Caches for Time-Predictable Multicore Processors

نویسندگان

  • Lan Wu
  • Yiqiang Ding
  • Wei Zhang
چکیده

In this paper, we quantitatively compare two different time-predictable multicore cache architectures, separate and statically-partitioned caches, through extensive simulation. Current research trends primarily focus on partitioned-cache architectures in order to achieve time predictability for hard real-time multicore based systems, and our experiments reveal that separate caches actually lead to much better performance and energy efficiency when compared to staticallypartitioned caches, and both of them are adequate for timing analysis for real-time multicore applications. Category: Embedded computing

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

MANAGER: A Multicore Shared Cache Energy Saving Technique for QoS Systems

Last level caches (LLCs) contribute significantly to processor power consumption. Saving LLC energy in multicore QoS systems is especially challenging, since aggressive energy saving techniques may lead to failure in providing QoS. We present MANAGER, a multicore shared cache energy saving technique for quality-of-service systems. Using dynamic profiling, MANAGER periodically predicts cache acc...

متن کامل

Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems

Cache memories have been extensively used to bridge the gap between high speed processors and relatively slow main memories. However, they are a source of predictability problems because of their dynamic and adaptive behavior, and thus need special attention to be used in hard-real time systems. A lot of progress has been achieved in the last ten years to statically predict the worst-case behav...

متن کامل

Multicore Real-Time Scheduling to Reduce Inter-Thread Cache Interferences

The worst-case execution time (WCET) of each real-time task in multicore processors with shared caches can be significantly affected by inter-thread cache interferences. The worst-case inter-thread cache interferences are dependent on how tasks are scheduled to run on different cores. Therefore, there is a circular dependence between real-time task scheduling, the worst-case inter-thread cache ...

متن کامل

Dynamic Instruction Cache Locking in Hard Real-Time Systems

Cache memories have been widely used in order to bridge the gap between high speed processors and relatively slower main memories, and thus to improve the overall performance of systems. However in the context of hard real-time systems, they are a source of predictability problems. A lot of progress has been achieved to model caches to statically determine safe and precise bounds on the worst-c...

متن کامل

Current Trends and the Future of Software-Managed On-Chip Memories in Modern Processors

Processors are unable to achieve significant gains in speed using the conventional methods. For example increasing the clock rate increases the average access time to on-chip caches which in turn lowers the average number of instructions per cycle of the processor. On-chip memory system will be the major bottleneck in future processors. Software managed on-chip memories (SMCs) are on-chip cache...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • JCSE

دوره 8  شماره 

صفحات  -

تاریخ انتشار 2014